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Abstract— This paper proposes a capacitor voltage 
ripple reduction method used for a Modular Multilevel 
Cascade Converter (MMCC) with Single Delta Bridge Cells 
(SDBC), by applying a third harmonic zero-sequence 
current. A practical case study on an 80 MVar/ 33 kV 
MMCC-SDBC based STATCOM is used to demonstrate the 
method. The impact of the third harmonic zero-sequence 
current level of the capacitor ripple reduction and the 
electro-thermal stresses on IGBT modules are analyzed. An 
optimal parameter of the current level is obtained by 
compromising the above performance factors. The obtained 
result shows that the required capacitance, as well as 
capacitor bank volume, are reduced by 20 % without 
increasing the total power semiconductor losses by using the 
proposed method. 
Keywords— Modular Multilevel cascade Converter, 
STATCOM, Capacitor voltage ripple reduction, Zero-
sequence current. 
I.  INTRODUCTION 
The Modular Multilevel Cascade Converter (MMCC) 
family based on cascade connection of multiple single-
phase converters has significant advantages for high 
power and high voltage applications compared with the 
conventional voltage source converters: such as easily 
scaling-up power and voltage ratings, lower harmonic 
distortion by multi-level voltage waveform and also 
modular/redundant operation. Therefore, the MMCC 
family has used for high voltage direct current (HVDC) 
transmission systems, High power Static Var 
Compensators (STATCOMs) and so on [1] [2]. 
A common disadvantage of the MMCC family is the 
low-frequency voltage ripple in each of the dc-link 
capacitors of the galvanic isolated single-phase converter. 
This increases size and cost and decreases the lifetime of 
the dc-link capacitors. In addition, the switching 
frequency of the single-phase converters of the MMCC 
family is set to be a very low value such as lower than 
several hundred Hz because of its multiple cascade 
connection structure. Although this can reduce the 
switching loss of each power module, this increases the 
capacitor voltage ripple. Therefore, the dc-link capacitor 
design should take the impact of the Pulse Width 
Modulation (PWM) into account [3], [4].  
Research works published so far have proposed the dc-
link capacitor voltage ripple reduction methods for one 
type of MMCC family with Double Star Chopper Cells 
(DSCC) based on cascade connection in a double star of 
multiple cascade chopper converters. The MMCC-DSCC 
solution is used in HVDC systems and Back-to-Back 
converter applications because of the function of 
converting AC/DC or DC/AC. The dc-link capacitor 
voltage ripple reduction methods can be classified into 
three principals. The first group is the second harmonic 
circulating current injection method [5-10]. The second 
group uses the circulating current with a combination of 
2nd and 4th harmonic components. This enhances the 
reduction effect of the capacitor voltage ripple [11]. The 
third group uses both the circulating currents and the 
common-mode voltage of the DSCC, which enhances the 
reduction effect of the capacitor voltage ripple more [12], 
[13]. 
However, no studies have proposed dc-link capacitor 
voltage ripple reduction methods for another type of the 
MMCC family with Single Delta Bridge Cells (SDBC), 
which is based on cascade connection of single delta of 
H-bridge single-phase converter. The MMCC-SDBC 
solution is typically used for STATCOM applications. 
Unfortunately, the above-mentioned dc-link capacitor 
voltage ripple reduction methods for the MMCC-DSCC 
cannot directly be applied to the MMCC-SDBC because 
of the different circuit architecture. The development of 
the capacitor voltage ripple reduction method for the 
MMCC-SDBC is useful to reduce the cost and size of the 
converter for the STATCOM [14]. 
This paper proposes a method for dc-link capacitor 
voltage ripple reduction used only for one type of MMCC 
family with Single Delta Bridge Cells (SDBC) under 
STATCOM operation, which way injects the third 
harmonic zero-sequence current. Firstly, a case study 
model of the STATCOM based on MMCC-SDBC having 
a rating of 80 MVar/ 33 kV is presented [15]. Secondly, 
the principle of the capacitor voltage ripple reduction by 
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Fig. 1. The circuit configuration of the MMCC-SDBC. 
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TABLE I 
THE DETAILED SPECIFICATION OF THE MMCC-SDBC. 
Rated power Q
r
 ±80 MVar 
Nominal grid voltage VS 33 kVrms (±20%) 
Nominal cell DC-side voltage VCref 2600 Vdc 
Nominal cell AC-side voltage vx 1450 Vrms 
Equivalent switching  frequency feq_sw 10.35 kHz  
Rated line current Ir 1400 Arms 
Carrier frequency fc 225 Hz 
Grid frequency fg 50 Hz 
Interconnection inductor Lac 7.8 mH (%L=6%) 
Dc-link capacitance each cell Cx 7.0 mF 
Total cell counts Ncell 23×3 
IGBT module 
MBN900D45A 
(HITACHI) 
 
using the proposed third harmonic zero-sequence current 
injection is presented. The mathematical formula of the 
dc-link capacitor voltage considering the Pulse Width 
Modulation (PWM) is also derived. Thirdly, the impact 
of the third harmonic zero-sequence current to the 
capacitor voltage ripple is analyzed based on the analytic 
model taking into account different reactive currents and 
grid voltages. Next, the electrical and thermal stress of 
each power module regarding the injected third harmonic 
zero-sequence current is analyzed based on the case study 
model. An optimum third-harmonic zero-sequence 
current to reduce the capacitor voltage ripple is also 
presented. Further, the capacitor bank of each case is 
designed considering the required capacitance and 
reliability. The capacitor bank volume reduction by 
applying the proposed method is finally discussed 
considering the obtained results. 
II. THE THEORETICAL BEHAVIOR OF THE DC-LINK 
CAPACITOR VOLTAGE 
Fig. 1 shows the circuit configuration of the 
STATCOM based on an MMCC-SDBC having a rated 
80 MVar power for the grid line of 33 kV, which is used 
as a case study model. Table I shows the detailed 
specifications of the MMCC-SDBC. Each phase-cluster 
of the MMCC-SDBC has an output maximum 59.8 kV (= 
23 converter cells × 2600 Vdc) by using the series 
connection of galvanic isolated H-bridge converter cells 
using Insulated Gate Bipolar Transistor (IGBT) modules 
which have a 4500 V rated voltage. It is noted that the 
required isolation voltage to ground of each converter 
cell becomes more than 59.8 kV in this specification. The 
widely used Phase-Shift Pulse Width Modulation (PS-
PWM) is selected due to the advantage that the voltage 
and current stress among the 69 single-phase converter 
cells are equally distributed. This makes the converter 
cell design simpler. Due to the large converter cell counts, 
the switching frequency of each power semiconductor 
device is reduced to a low value of 225 Hz in this 
specification. Although this suppresses the switching loss 
of each power module, the impact of the PWM operation 
appears significantly on the dc-link capacitor voltage. 
The following section derives the formula of the dc-link 
capacitor voltage of each converter-cell in the MMCC-
SDBC considering the PS-PWM operation. The dc-link 
capacitor voltage with both the original operation and the 
proposed operation using the voltage ripple reduction 
method are compared. 
A. The original capacitor voltage 
Fig. 2 shows with a solid line the conventional 
operation waveforms of the u1-cell converter (see Fig. 1) 
as an example. When the MMCC-SDBC is in steady state 
and each dc-link capacitor voltage is balanced, the output 
voltage reference of each cell in the u-phase cluster em_u 
is given by 
𝑒𝑚_𝑢 = 𝑀𝑎 sin 𝜔𝑚𝑡 + 𝑒𝑚_𝑧  (1) 
𝑀𝑎 ≡
√2(𝑉𝑆±𝜔𝑚𝐿𝑎𝑐𝐼/√3)
(𝑁𝑐𝑒𝑙𝑙/3)𝑉𝐶𝑟𝑒𝑓
  (2) 
with the modulation factor: Ma, the grid frequency: m, 
each cell output voltage of the zero-sequence component: 
em_z, the nominal grid voltage: VS, the inductance of each 
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Note: Ma = 0.827 p.u., Ma3 = 0 p.u. C_u1 = -3.11 rad, Vc_ini = 2480 V 
(a) Conventional operation as the Miz3 = 0 p.u. 
 
Note: Ma = 0.827, Ma3 = 0.0702 p.u. C_u1 = -3.11 rad, Vc_ini = 2477 V 
(b) Proposed operation with Miz3 = 0.5 p.u and iz3 = pf 
Fig. 3.  The u1-cell capacitor voltage waveforms. 
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Fig. 2. PS-PWM waveforms and current in the u1-cell. 
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phase-cluster AC inductor: Lac, the phase current at the 
PCC: I, the total cell number: Ncell, the dc-link voltage 
reference of each cell converter: VCref. The em_z has zero 
value in this condition. It is noted that the polarity of the 
voltage drop of the AC inductor depends on a 
leading/lagging of the STATCOM output current. 
The ec_u1 is the carrier signal of the u1-cell converter. 
The phase delay of the ec_u1 from the em_u, which has a 
zero value in Fig. 2. Because of the PS-PWM, the phase 
delay c_ux of the other cell converters in the u-phase 
cluster is given by 
𝜙𝑐_𝑢𝑥|𝑥=2,…,𝑁𝑐𝑒𝑙𝑙/3
= 𝜙𝑐_𝑢1 +
𝑥−1
𝑁𝑐𝑒𝑙𝑙/3
1
𝜔𝑐
 (3) 
with the number of the optional cell in the u-phase 
cluster: x, the carrier frequency 𝜔𝑐  [rad/s] of the PS-
PWM. 
The switching functions SWa_ux, SWb_ux, SWc_ux, and 
SWd_ux show the on/off states of the power semiconductor 
switches Sa_ux, Sb_ux, Sc_ux, and Sd_ux, respectively, which 
is determined by the PS-PWM of the em_u and the ec_ux by 
neglecting the dead time duration. SWa_ux, SWb_ux, SWc_ux, 
and SWd_ux are expressed as a Fourier series expansion in 
the following: 
𝑆𝑊𝑎_𝑢𝑥 =
1
2
(1 + 𝑒𝑚_𝑢) + 
                 ∑ [
2
𝑛𝜋
sin {
𝑛𝜋
2
(𝑒𝑚_𝑢 − 1)} cos(𝑛𝜔𝑐𝑡 − 𝑛𝜙𝑐_𝑢𝑥)]
𝑚
𝑛=1  (4) 
𝑆𝑊𝑏_𝑢𝑥 = 1 − 𝑆𝑊𝑏_𝑢𝑥    (5) 
𝑆𝑊𝑐_𝑢𝑥 =
1
2
(1 − 𝑒𝑚_𝑢) + 
                 ∑ [
2
𝑛𝜋
sin {
𝑛𝜋
2
(−𝑒𝑚_𝑢 − 1)} cos(𝑛𝜔𝑐𝑡 − 𝑛𝜙𝑐_𝑢𝑥)]
𝑚
𝑛=1  (6) 
𝑆𝑊𝑑_𝑢𝑥 = 1 − 𝑆𝑊𝑐_𝑢𝑥     (7) 
The u1-cell output current, as well as the u-phase 
cluster current iuv, is defined as 
𝑖𝑢𝑣 = √
2
3
𝐼 sin(𝜔𝑚𝑡 + 𝜙𝑝𝑓) + 𝑖𝑧𝑒𝑟𝑜  (8) 
where pf is the power factor of the MMCC-SDBC, izero is 
the zero-sequence current. It is noted that the zero-
sequence current izero is controlled to zero value where all 
capacitor voltages are balanced. 
The dc-link capacitor current iCux of each u-phase 
converter cell is given by using the switching functions as 
follows: 
𝑖𝐶𝑢𝑥 = −𝑖𝑢𝑣(𝑆𝑊𝑎_𝑢𝑥 − 𝑆𝑊𝑐_𝑢𝑥)  (9) 
By integrating (9), the dc-link capacitor voltage vcu1 
of each u-phase converter cell is expressed by (10) with 
the initial value of vcu1: VCu1_ini. 
𝑣𝐶𝑢𝑥 = −
1
𝐶
∫ 𝑖𝐶𝑢𝑥𝑑𝑡 + 𝑉𝐶𝑢𝑥_𝑖𝑛𝑖            (10) 
Fig. 3(a) plots the dc-link capacitor voltage vCu1 of the 
u1 cell converter based on the analytic model in (10) and 
the simulation under the rated operation given in Table I. 
The simulation waveform is obtained by using the 
PLECS software on the practical scale model based on 
the specification of Table I. The C_u1 and VCu1_ini in the 
analytic model is set at - 3.11 rad and 2480 V, 
respectively, which values are adjusted to the simulation 
values. The analytic model corresponds reasonably well 
with the simulation result. 
B. The proposed capacitor voltage ripple reduction 
method 
Fig. 2 shows with a dotted line the proposed operation 
waveforms of the u1-cell converter. The izero is normally 
controlled at zero value where all capacitor voltages are 
balanced. However, it is possible to output an optional 
value. A third harmonic zero-sequence current, which has 
the same angle and amplitude among the three-phase 
clusters is to reduce the dc-link capacitor voltage ripple 
and it is considered in the next part.  
The izero is defined as 
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Fig. 4.  The numerical calculation flow for the dc-link capacitor voltage ripple stage. 
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𝑖𝑧𝑒𝑟𝑜 = √
2
3
𝑀𝑖𝑧3𝐼 sin(3𝜔𝑚𝑡 + 𝜙𝑖𝑧3)          (11) 
where Miz3 is the amplitude ratio of izero at the I, iz3 is the 
phase difference from em_u.  
In order to inject izero, each cell converter requires an 
additional output voltage. The additional output-voltage 
reference em_z is given by 
𝑒𝑚_𝑧 = 𝑀𝑎3 sin (3𝜔𝑚𝑡 +
𝜋
2
+ 𝜙𝑖𝑧3)        (12) 
𝑀𝑎3 =
√6𝜔𝑚𝐿𝑎𝑐𝐼𝑀𝑖𝑧3
(𝑁𝑐𝑒𝑙𝑙/3)𝑉𝐶𝑟𝑒𝑓
              (13) 
The switching functions SWa_ux, SWb_ux, SWc_ux and 
SWc_ux under the proposed dc-link capacitor voltage 
ripple reduction operation can be obtained by substituting 
(1), (2), (12) and (13) for (4), (5), (6) and (7). 
The dc-link capacitor current iCux of each u-phase 
converter cell under the proposed dc-link capacitor 
voltage ripple reduction operation can be obtained by 
substituting the above-mentioned switching functions, (8) 
and (11) for (9). 
The dc-link capacitor voltage vCux of each u-phase 
converter cell under the proposed dc-link capacitor 
voltage ripple reduction operation can be expressed by 
(14), by substituting the above-mentioned dc-link 
capacitor current iCux for (10). 
Fig. 3(b) shows the dc-link capacitor voltage vCu1 of 
the u1 converter cell based on the analytic model (14) 
and the simulations. In these results, 50% of the third 
harmonic zero-sequence current is injected with Miz3 = 
0.5, iz3 = pf, C_u1 = - 3.11 rad, VCu1_ini = 2477 V as an 
example. The simulation waveform is also obtained using 
PLECS software on the practical scale model based on 
the specifications in Table I. The analytic waveform 
corresponds well with the simulation waveforms. The 
proposed method reduces the capacitor voltage ripple by 
23% compared with the original voltage ripple. 
C. The optimum phase angle iz3 of the third harmonic 
zero sequence current 
Equation (14) reveals that the dc-link capacitor 
voltage ripple consists of the following three components.  
 The first component is some terms in (14), 
which are pulled out by the modulation factor 
Ma of the grid frequency. This becomes the main 
component of the dc-link capacitor voltage.  
 The second component comes from some terms 
in (14), which are due to the modulation factor 
Ma3 of the third harmonic voltage in order to 
inject the third harmonic zero-sequence current.  
𝑣𝐶𝑢𝑥 = −√
2
3
𝑀𝑎
4𝜔𝑚𝐶
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2
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       +√
2
3
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2
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2
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𝜋
2
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3
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Fig. 5. The dc-link capacitor voltage ripple solved by the 
numeric calculation in Fig. 4. 
 
Fig. 6 The capacitor voltage ripple in respect to the amplitude 
ratio Miz3, with different value of the reactive current. 
 
Fig. 7. The capacitor voltage ripple in respect to the amplitude 
ratio Miz3, with different value of grid voltage. 
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 The third component is the remaining terms in 
(14). Those terms are due to the PS-PWM. 
The first component dominates the dc-link capacitor 
voltage ripple. For the sake of simplicity, the first 
component is in focus. When the amplitude Miz3 of the 
third harmonic zero-sequence current is zero, only the 
double frequency voltage ripple is remaining, which is 
the original capacitor voltage ripple component. When 
the Miz3 and the phase angle iz3 of the third harmonic 
zero-sequence current are set to 1 p.u. and pf, the 
original capacitor voltage ripple component can be 
eliminated perfectly. This is the effect of the proposed 
capacitor voltage ripple reduction method. It is obvious, 
due to the optimum iz3 to obtain the maximum voltage 
ripple reduction effect, the capacitor voltage ripple 
should be set to be the same as the power factor angle pf.  
III. THE NUMERICAL ANALYSIS OF THE DC-LINK 
CAPACITOR VOLTAGE RIPPLE 
Fig. 4 shows the numeric calculation flow of the dc-
link capacitor voltage ripple ΔVCux of each u-phase 
converter cell based on (14). The first process of this 
numeric calculation is the definition of the circuit 
specifications, the operating conditions, and the numeric 
calculation parameters. Next step is the definition of the 
phase angle iz3 of the third harmonic zero-sequence 
current, which is set at pu, and is the optimum value to 
minimize the capacitor voltage ripple as described in 
Section II-C. Then, the numeric calculation period of 
vCux(t) is calculated, which becomes the least common 
multiples flcm among fg and fc because the vCux is the 
periodic function repeated over intervals of 1/flcm. Finally, 
the capacitor voltage ripple DVCux during the period 1/flcm 
is calculated, which becomes the differential value 
between the maximum value VC_max and the minimum 
value VC_min of vCu1(t) for the period 1/flcm. The following 
section analyzes the capacitor voltage ripple with respect 
to the PS-PWM condition, reactive current and grid 
voltage by using the numeric calculation method shown 
in Fig. 4. 
A. The impact of the PS-PWM to the capacitor voltage 
ripple ΔVCux of a u-phase cluster cell converter  
Fig. 5 shows the dc-link capacitor voltage ripple DVCux 
of the u-phase converter cells regarding the amplitude 
Miz3 of the third harmonic zero-sequence current. The 
STATCOM operating condition is set to be leading with 
full load output ( I = 1400 Arms, pf = p/2 rad) and the 
rated grid voltage ( VS = 33 kVrms). The following 
describes each of the plots. 
 The dotted line plots show of the capacitor voltage 
ripple DVCu1 of u1-cell converter. The phase angle 
c_u1 of the carrier signal is set to be -3.11 rad as an 
example, which value is the same as the analytic 
condition of Fig. 3 (b). 
 The shadow area shows a range of values on the 
capacitor voltage ripple DVCux of each of the u-phase 
converter cell can take in respect to the c_ux. The 
c_ux has the values in the range [-p, p] depending on 
the converter cell. It is obvious that the DVCux has a 
significantly different value with respect to the c_ux, 
which should be taken account when doing the 
capacitor design.  
 The lowest solid line plots show the capacitor 
voltage ripple, but this calculation is excluding the 
term related to the PS-PWM in the analytic model 
(14). Obviously, if the impact of the PS-PWM is 
excluded from the calculation, the capacitor voltage 
has a large difference. So, the impact of the 
harmonics coming from the PS-PWM should be 
considered, when the capacitor is designed. 
In the following, the capacitor voltage ripple is defined as 
the maximum value DVC with respect to the phase angle 
c_ux of the carrier signal and modulation waveform 
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Fig. 8. The overall control block diagram for the MMCC-SDBC 
with the proposed capacitor voltage ripple reduction method. 
 
Fig. 9. The thermal network of each converter cell of the SDBC. 
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B. The capacitor voltage ripple ΔVC with respect to the 
reactive current output 
Fig. 6 shows the plot of the capacitor voltage ripple 
DVC regarding the Miz3 [pu], with different values of the 
reactive output current. It is obvious that the capacitor 
voltage ripple has a maximum at the leading full load 
point. The effective parameters of Miz3 to reduce the 
capacitor voltage ripple stay constant at around 0.5 
regarding the different values of the reactive output 
current. When the Miz3 is larger than 0.5, the capacitor 
voltage ripple increases depending on the reactive current 
condition. 
C. The capacitor voltage ripple ΔVC with respect to the 
grid voltage 
Fig.7 shows the plot of the capacitor voltage ripple in 
respect to the Miz3 [pu] with different amplitudes of the 
grid voltage VS [pu] within the specification as shown in 
Table I, under leading full load condition. It is noted that 
the capacitor voltage ripple decreases relative to VS. It is 
obvious that the effective parameters of Miz3 to reduce the 
voltage ripple stays constant at around 0.5 independent of 
the VS. 
IV. ELECTRICAL AND THERMAL STRESS OF THE POWER 
MODULES 
The proposed method can reduce the dc-link capacitor 
voltage ripple of the MMCC-SDBC by the injection of 
third harmonic zero-sequence current. However, it may 
increase the power semiconductor losses, peak junction 
temperature and peak current by using the third harmonic 
current. This paragraph analyzes the electrical and 
thermal stress of the power modules used in the practical 
80 MVar / 33 kV scaled STATCOM based on the 
MMCC-SDBC using the proposed method.  
A. Electrical and thermal simulation model  
The electrical and thermal stress of the power modules 
in the MMCC-SDBC in respect to the Miz3 are simulated 
by using the simulation software PLECS. The 
specifications of the MMCC - SDBC are shown in Fig. 1 
and Table I. The reactive current reference is set to be 
rated 1 p.u. The grid voltage is also set to be the rated 33 
kV. 
Fig. 8 depicts the overall control block diagram of the 
MMCC-SDBC with the proposed capacitor voltage ripple 
reduction method by using third harmonic zero-sequence 
current. The output current and the capacitor voltage 
control method are applied [16]. The third harmonic zero-
sequence current given in (11) is added to the reference 
value of the zero-sequence current. The phase angle iz3 
of the third harmonic zero-sequence current is set to be 
pf. The amplitude Miz3 of the third harmonic zero-
sequence current is normalized by the output current I 
and is set to have a value in the range between 0 and 1.  
The power loss of each power module is simulated by 
the active component block function in the PLECS 
software. The on-state voltage Vce(Ic, TS_j) of the IGBT 
side is set to be a line (15) in respect to the junction 
temperature TS_j of the IGBT and the collector current IC.  
     𝑉𝑐𝑒(𝐼𝑐 , 𝑇𝑆_𝑗) = 𝑉𝑐𝑒,25C∘(𝐼𝑐  ) + 
                    
𝑇𝑆_𝑗−25
100
{𝑉𝑐𝑒,125C∘(𝐼𝑐  ) − 𝑉𝑐𝑒,25C∘(𝐼𝑐  )}        (15) 
Here, Vce,25°C(Ic) and Vce,125°C(Ic) are the on state voltage at 
the junction temperature TS_j = 25°C, 125°C, respectively, 
in response to the collector current Ic. This information is 
obtained from the datasheets of the manufacturers [17]. 
The on-state voltage Vf(If, TD_j) of the Free Wheeling 
Diode (FWD) side is set to be (16) in respect to the 
junction temperature TD_j of the FWD and the forward 
current IC of the FWD. 
     𝑉𝑓(𝐼𝑓 , 𝑇𝐷_𝑗) = 𝑉𝑓,25C∘(𝐼𝑓  ) + 
                    
𝑇𝐷_𝑗−25
100
{𝑉𝑓,125C∘(𝐼𝑓  ) − 𝑉𝑓,25C∘(𝐼𝑓  )}        (16) 
Here, Vf,25°C(If) and Vf,125°C(If) are the on state voltage at 
the junction temperature TD_j = 25°C, 125°C, respectively, 
as a function of the Ic, which information is obtained 
from the datasheets of the manufacture [17]. The turn on 
energy loss Eon(IC, vc), turn off loss Eoff(IC, vc) and reverse 
recovery loss Err(If,vc) of the power module at every 
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(a) The conventional operation ( Miz3 = 0 )    (b) The proposed operation ( Miz3 = 0.4 ) 
Fig. 10. Key simulation waveforms of the MMCC-SDBC including thermal loading. 
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Fig. 11. The total semiconductor loss of the MMCC-SDBC. 
 
 
Fig. 12. The junction temperature of an IGBT and Diode switch 
selected as the maximum of switches of the MMCC-SDBC. 
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switching behavior are set to be calculated line in (17), 
(18) and (19), respectively, which are dependent on the 
current flow and the applied voltage vc at the switching 
operation . 
     𝐸𝑜𝑛(𝐼𝑐 , 𝑣𝑐) =
𝑣𝑐
2600
𝐸𝑜𝑛,2600V(𝐼𝑐  )              (17) 
     𝐸𝑜𝑓𝑓(𝐼𝑐 , 𝑣𝑐) =
𝑣𝑐
2600
𝐸𝑜𝑓𝑓,2600V(𝐼𝑐  )             (18) 
     𝐸𝑟𝑟(𝐼𝑓 , 𝑣𝑐) =
𝑣𝑐
2600
𝐸𝑟𝑟,2600V(𝐼𝑓  )              (19) 
Here, Eon,2600V (Ic,vc), Eoff,2600V(Ic,vc) and Err,2600V(If,vc) are 
the turn-on energy loss, turn off energy loss and reverse 
recovery energy loss at vc = 2600V at every switching 
operation in response to the current flow, which 
information is obtained by the datasheet from the 
manufacturers [17]. 
The junction temperature of each power module is 
simulated by the thermal simulation function in the 
PLECS software. The thermal impedance between 
junction and heatsink is based on the Foster RC network 
which is shown in Fig. 9, and they are selected from the 
datasheets for the power modules [17]. Here, pS is the 
power loss of the IGBT; pD is the power loss of the FWD; 
TS_j is the junction temperature of the IGBT; TD_j is the 
junction temperature of the FWD; Tc is the case 
temperature in the power module; Th is the heat sink 
temperature; RS(j-cn), tS(j-cn), RD(j-cn) and tD(j-cn) are 
thermal parameters for the Foster RC network of the 
power module (n:1-4). The limitation temperature is set 
to be 106°C determined by the absolute maximum value 
of 125°C provided by the manufacturer. A design margin 
of 0.85 is considered in this paper. As the temperature of 
the heatsink is normally much lower and more stable 
compared with the junction temperature in a properly 
designed converter system, the heat sink temperature is 
considered as a constant value of 60°C in this paper. 
B. Electrical and thermal waveforms 
Fig. 10 shows the electrical and thermal simulation 
waveforms with Miz3 = 0 (the conventional operation) and 
Miz3 = 0.4 as an example (the proposed operation). These 
waveforms show no evidence of abnormalities. The total 
harmonic distortion of the output phase current with Miz3 
= 0 and Miz3 = 0.4 operations are almost the same, which 
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Fig. 13. The peak phase-cluster current as a function of Miz3. 
  
Fig. 14. The total semiconductor loss and the capacitor 
voltage ripple as a function of Miz3. 
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are 0.35% and 0.4%, respectively. The peak modulation 
factors of each converter cell with Miz3 = 0 and 0.4 are 
0.80 pu and 0.76 pu, respectively. The peak phase-cluster 
current for the proposed case increases by 40 % (1600 A) 
by the injection of the third harmonic zero-sequence 
current. This value is still lower than the allowable peak 
current value of 1800 A of the used power modules as 
mentioned in Table I. The peak junction temperature of 
the power module increases 2 Kelvin, which values are 
below the upper limit temperature of 106°C. The 
capacitor voltage ripple for the proposed case will 
decrease by 20 % in this operating condition. 
C. Power semiconductor losses and junction 
temperatures 
Fig. 11 shows the total semiconductor losses and 
electrical efficiency of the MMCC-SDBC with respect to 
the Miz3. It is noted that the total semiconductor losses 
increase when Miz3 is above 0.3 p.u. because the r.m.s. 
value of each cluster current increases. However, the total 
semiconductor losses are slightly reduced when Miz3 is 
below 0.3 because of the Vce - Ic characteristics of the 
used bipolar devices. 
Fig. 12 shows the instant peak and average junction 
temperature of the IGBT and FWD having maximum 
thermal stress among the 276 modules with respect to 
Miz3. It is noted that the average junction temperature 
exhibits similar trends as the total losses. On the other 
hand, the peak junction temperature increases as a 
function of the Miz3 because the peak value of the phase-
cluster current increases due to the Miz3. It is noted that 
the third harmonic zero-sequence current has not 
exceeded above 0.7 of Miz3, because of the limitation of 
the peak junction temperature in this case. 
D. Peak current stress of the power modules 
Fig. 13 shows with solid line the peak phase-cluster 
current ipeak as a function of Miz3 under full load condition, 
which can be calculated by  
                            𝑖𝑝𝑒𝑎𝑘 = √
2
3
𝐼𝑟(1 + 𝑀𝑖𝑧3)               (20) 
where Ir is the rated phase current as mentioned in Table 
I. It should be noted that the amplitude Miz3 of the 
injection of the third harmonic zero-sequence current 
should not exceed above 0.55 p.u. due to the peak current 
limitation of the used power module. 
E. The optimum amplitude of the third harmonic zero-
sequence current Miz3 
Fig. 14 shows the total semiconductor losses and the 
capacitor voltage ripple regarding the Miz3. The total 
semiconductor losses and the capacitor voltage ripple are 
normalized by each value at Miz3 = 0. The optimum value 
of Miz3 is selected to be 0.4 p.u. where the capacitor 
voltage ripple could be reduced to a minimum without 
any total power semiconductor loss increase compared 
with the conventional method ( Miz3 = 0 ).  
V. CAPACITOR BANK DESIGN 
The final purpose of the proposed capacitor voltage 
ripple reduction method is to reduce the entire capacitor 
bank size. Surely, the required capacitance is reduced by 
applying the proposed method, but the equivalent series 
resistance of the capacitor bank will be increased. 
Therefore, the core temperature of capacitor bank as well 
as the expected lifetime of the capacitor bank may get 
worse, which may influence the reduction of the 
capacitor bank volume [18], [19]. In order to clarify the 
capacitor bank size reduction effect of the proposed 
method, the capacitor bank is designed in this section. 
A. Capacitor bank structure  
Table II shows the target specification of the capacitor 
bank for the MMCC-SDBC having the specification 
given in Table I. The type of the dc-link capacitor is 
selected to be metalized polypropylene film capacitor 
(MPPF-Cap), which is commonly chosen for the medium 
and high voltage class MMCC solutions because of a 
high reliability [20], [21]. The capacitance of the dc-link 
capacitor bank with the conventional operation and the 
proposed method are set to be 7 mF and 5.4 mF, 
respectively, where the capacitor voltage ripples are 
suppressed to be less than 10%.  
Fig. 15 shows the dc-link capacitor bank structure. In 
the actual STATCOM product case, the dc-link capacitor 
bank typically becomes one capacitor, which is custom 
made product provided by a capacitor manufacturer. In 
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(a) Current waveform through the capacitor bank (473 Arms) 
 
(b) FFT analysis 
Fig. 16. The current through the capacitor bank under 
conventional condition. 
 
 
(a) Current waveform through the capacitor bank (426 Arms) 
 
(b) FFT analysis 
Fig. 17.The current through the capacitor bank using the 
proposed method. 
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TABLE II 
THE TARGET SPECIFICATION OF THE CAPACITOR BANK. 
 Conventional method Proposed method 
Capacitor type 
Metallized polypropylene  
film capacitor 
Rated dc voltage 2600 Vdc 
Capacitance 7 mF or more 5.4 mF or more 
Expected life time 20 years or more 
Ambient temperature 60 °C 
 
 
Fig. 15. Capacitor bank structure. 
 
TABLE III 
CAPACITOR BANK SPECIFICATION. 
 Conventional case Proposed case 
Used capacitor 
560 μF, 1300 Vdc, 85 °C, Type 947C 
Polypropylene Film DC-Link Capacitors 
from Cornell Dubilier 
Series connection  
count: m 
2 2 
Parallel connection  
counts: n 
25 20 
Total count: m×n 50 40 
Total capacitance 7.00 mF 5.60 mF 
Rated voltage 2600 Vdc 
Total capacitor volume 87.2 L 69.8 L 
 
C11
C21
Cm1
C12
C22
Cm2
C1n
C2n
Cmn
ESR
ESR
ESR
ESR
ESR
ESR
ESR
ESR
ESR
this paper, the capacitor bank is constructed by series and 
parallel connection of small capacitor elements. It should 
be noted that the total volume of the dc-link capacitor 
bank constructed by smaller capacitor elements becomes 
similar to the custom made product because of the same 
total energy stored in the capacitor. Table III shows the 
capacitor bank specification for both the conventional 
and the proposed case. The capacitor bank is selected to 
use 560 μF, 1300 Vdc, Type 947C MPPF-Cap. from 
Cornell Dubilier [22]. In order to overcome the applied 
dc voltage to the capacitor bank, the series connection 
number is designed to be 2 for both cases. In order to 
provide the capacitor bank with the required capacitance, 
the parallel counts of the conventional and the proposed 
case are designed to be 25 and 20, respectively. The total 
volumes of each dc-link capacitor bank for the 
conventional and proposed case are 87.2 L and 69.8 L, 
respectively. The capacitor bank volume is reduced by 
20% by applying the proposed method.  
B. The thermal stress of each MPPF-Cap  
The hot spot temperatures of the dc-link capacitors 
under the conventional and proposed condition are 
calculated, which have to be kept below the rated 
temperature determined by the manufacturer. Fig. 16 and 
Fig. 17 show the current waveforms through the dc-link 
capacitor bank of the u-1 cell and an FFT analysis with or 
without the proposed method. The simulation conditions 
are the same as shown in Fig. 10. By applying the 
proposed method, the main current ripple component as 
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TABLE IV 
POWER LOSS AND HOT SPOT TEMPERATURE OF EACH CAPACITOR. 
 Conventional case Proposed case 
Power loss 1.11 W 1.36 W 
Hot spot temperature 63.3 °C 64.1 °C 
 
 
Fig. 18. Probability curves of wear-out failure for the 
capacitor banks. 
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the double fundamental frequency is reduced by 33% and 
distributed to higher frequency components. The r.m.s. 
values of the current through the capacitor bank in the 
conventional and proposed case are 473 Arms and 426 
Arms, respectively.  
In order to simplify the calculations, it is assumed that 
the current through each individual capacitor in the 
capacitor bank is balanced. The power loss of each 
capacitor is given by 
𝑃𝑙𝑜𝑠𝑠 = ∑ 𝐸𝑆𝑅(𝑓) ∙ 𝐼𝐶
2(𝑓)𝑓               (21) 
where ESR(f) is the Equivalent Series Resistance of the 
capacitor according to the frequency f, IC  is the r.m.s. 
current through each capacitor in respect to f. The core 
temperature of the capacitor is given by 
𝑇𝐶 = 𝑇𝑎 + 𝑃𝐿𝑜𝑠𝑠 ∙ 𝑅𝑡ℎ               (22) 
where Ta is the ambient temperature around the capacitor, 
and Rth is the thermal resistance of the capacitor.  
Table IV shows the Ploss and Tc of the individual 
capacitors for the conventional and proposed case. The 
power loss and hot spot temperature of the proposed 
capacitor case become slightly higher than in the 
conventional case in order to reduce a parallel number of 
capacitors. However, because the ESR of the film 
capacitors has enough small value, the core temperatures 
of the used capacitor for both cases become lower than its 
absolute temperature of 85 °C.  
C. The expected lifetime of the capacitor bank  
Generally, MPPF-Caps have very long lifetime under 
adequate operating conditions including the applied dc-
voltage, the core temperature of the capacitor and the 
humidity when comparing with Aluminum Electrolytic 
Capacitors, which have wear out failure modes. For such 
kind of components, it is important to estimate the 
reliability by using its lifetime model. In this paper, the 
lifetime of the capacitor bank under the conventional and 
the proposed case is estimated by using the provided 
information from the capacitor manufacturer. 
A widely used capacitor lifetime model applicable for 
film capacitor is as follows [23]: 
𝐿 = 𝐿0 × (
𝑉
𝑉0
)
−𝑛
× 2
𝑇0−𝑇
𝑘               (23) 
where L is the lifetime under the thermal and electrical 
stress T and V, Lo is the lifetime under the reference 
temperature T0 and the nominal voltage V0. The 
coefficients k and n are a temperature dependent constant 
and voltage stress constant. The parameters L0, T0, n, and 
k for the used capacitor are obtained from a provided 
lifetime curve which are fitted to be 200000, 66 °C, 19.4, 
and 3.9, respectively. 
Actually, there is a probability on a lifetime of 
individual capacitors, which also is considered [24]. It is 
assumed that a variation of the lifetime obeys the normal 
distribution. The cumulative distribution function (CDF) 
for the normal distribution can be calculated by 
𝐹(𝑡) =
1
2
{1 + erf (
𝑡−𝜇
𝜎√2
)}              (24) 
where  is the mean of the distribution,  is the standard 
deviation, erf is the error function. The  is determined 
by the expected lifetime calculated by (12). The  is 
determined by considering±10% variation with a 95% 
confidence interval (CI).  
It is assumed that all the considered devices are 
connected in series in the reliability model, i.e., any 
capacitor in the capacitor bank failure will lead to system 
failure. Then the capacitor bank wear-out failure FCB(t) 
can be calculated by 
𝐹𝐶𝐵(𝑡) = 1 − ∏(1 − 𝐹𝑖(𝑡))              (25) 
where Fi(t) is the CDF for each individual capacitor 
which is constructing the capacitor bank. 
Fig. 18 shows the probability curves of wear-out 
failures of the capacitor bank for the conventional and the 
proposed case. It is noted that the lifetime B5 means that 
5% of the total amount of capacitor bank fails both for 
the conventional and for the proposed case, which are 
31.0 years and 27.2 years, respectively. The proposed 
case is slightly worse than the conventional case, because 
of the slightly higher capacitor temperature due to 
reduced capacitor count. However, the B5 lifetimes for 
both cases have enough high value for satisfying the 
target, which is expected to be longer than 20 years, as 
also specified in Table II.  
VI. CONCLUSIONS 
This paper proposes a method to reduce the dc-link 
capacitor voltage ripple for use in one power converter 
type of the MMCC family with Single Delta Bridge Cells 
(SDBC) under STATCOM operation by injecting the 
third harmonic zero-sequence current izero. The capacitor 
voltage formula is considering the injection of izero and 
applying the widely used Phase Shift PWM. The impact 
of the izero to the capacitor voltage ripple for different 
values of the output current and grid voltage condition is 
analyzed based on the method derived. The electrical and 
thermal stress of the power module is simulated on the 
practical-scaled MMCC-SDBC model having 80 MVar / 
33 kV specifications. The proposed method can reduce 
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the capacitor voltage ripple by maximally 23 % without 
increasing the total power semiconductor losses and the 
junction temperature limitation by the injection of the izero 
at a current amplitude Miz3 = 0.4 p.u. and a phase angle 
iz3 = power factor angle. The capacitor bank is designed 
considering the capacitor voltage ripple, electrical and 
thermal stress. The obtained results show that the 
proposed method can reduce the capacitor bank volume 
by 20 %.  
It is noted that, the converter peak current increases 
proportionally to the Miz3. Therefore, the allowable 
amplitude Miz3 may be reduced at the practical product 
design stage, considering each product design 
requirement, such as overcurrent level of gate block 
function and peak surge voltage at turn-off operation of 
power semiconductor devices. 
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